We present an apparatus used to distribute a timing reference or clock across the extent of a digital system. Selftimed circuitry both generates and distributes a clock signal, while using less power and less skew compared to a clock tree. HSpice simulations in a 180nm CMOS process comparing the Distributed Clock Generator presented in this paper and an H-tree clock distribution system, each clocking a 16mm × 16mm area suggests a 30% power savings. Also worst case skew was reduced from 27ps to 2ps while using a clock period equivalent to 9 FO4 gates.
Introduction

Related Work
This paper extends the thread of research that investigates the timing relationship of the handshaking control signals generated by self-timed FIFO circuitry as it passes data tokens.
Ebergen, Fairbanks, and Sutherland [4] showed that data tokens in self-timed linear FIFOs can act as if they exert forces on each other. They showed that the forces are sometimes repellent and sometimes attractive. The Charlie effect was the name given to the repellent force.
The Charlie effect describes how a second token is repelled as it nears a first token that is before it in the FIFO. They identified the source of the Charlie effect as the increased delay of the logic gates in the FIFO control when the inputs to the logic gate change near the same time. The increased logic gate delay results in the FIFO stage taking longer to move the second token forward. The increased move delay pushes the second token back away from the first token.
Winstanley, Garivier and Greenstreet [12] placed data tokens into a ring FIFO and designed novel circuitry that could vary the relative strength of the attractive and repelling forces, alternately causing the tokens to bunch and spread in the FIFO. When they increased the strength of the repelling force they noticed that the tokens spread evenly through the FIFO.
In [5] we designed a simple Micropipeline-style [11] FIFO control that amplified and exploited the Charlie effect, so that the tokens in a FIFO spread throughout it without the aid of an external control. We formulated the relationship between the FIFO's occupancy and the phase relationship of the signals on the handshake control wires. We also outlined a method of distributing the FIFO over an area, loading the FIFO with some number of tokens, and using the resulting high frequency signals with precise phase relationships for various timing applications.
We then described how this Micropipeline style FIFO control, while using digital handshake protocols to control the ordering of tokens, was acting as an analog feedback circuit. The delay of the many FIFO control elements varied depending on the relative arrival and departure times of data tokens. This effect ensured that the timing signals on the handshake wires had a phase relationship that could be predicted with pico-second accuracy even in the face of transistor mismatch. Suggested applications ranged from high frequency sampling to generating control signals for domino logic.
The Task
This paper once again uses self-timed circuitry to achieve high precision timing. Rather than address the task of sampling at high frequency or controlling domino logic as in our previous paper, the concern of this work is global clocking. The former tasks involve generating timing many signals with precise phase relationships. Global clocking in its simplest form requires a timing standard of a single phase distributed to many widely separated nodes. Both problems require high precision timing and both solutions actively correct timing errors using the token spreading feedback mechanism. However, the particular demands of clocking a large digital system leads us to a different and novel circuit topology than that presented in our earlier paper.
Three concerns motivate the drive for a new self-timed circuit topology beyond that presented in [5] for use as a global clock distribution system. First, power consumption is of elevated concern in clock distribution. Second, the geometry of the clock distribution system is of ever increasing performance. A clock distribution system capable of clocking a billion-plus transistor system at frequencies greater than a giga-hertz must have a topology that integrates well with the power distribution apparatus and functional units that compose the rest of the digital system. Third, design time and design complexity is a factor. The practice of balancing a growing number of electrical paths between a clock source and the state holding elements is increasingly untenable.
Power and skew
The task in clock distribution is ensuring that periodic events occur in many location at the same instant in time. The prevalent clock tree solution prescribes many electrically equivalent paths from a single source to the many locations. Because this is a passive or open-loop solution, the longer the paths are from the source, the more skewed in time are the many clock events at their destinations due to inevitable fabrication mismatches.
Designs often employ two remedies to control the skew between the clock events at the different destinations. The first remedy makes the electrical distance between the source and the leaves shorter using wider conductors and larger amplifiers. This reduces latency and the time over which events can drift when branching from a single node. The second remedy is to make low resistance paths between the many places needing the clock signal, in essence, 'shorting together' the nodes requiring the clock signal. A clock grid employs this strategy.
The enabling commodity in both solutions is power. Both require more hardware, which presents capacitance that must be charged and discharged in each cycle. Reducing power and reducing skew in the clock distribution apparatus are largely the same problem. If power is available, skew can be reduced. Unfortunately the efforts of supplying power to and removing heat from the chip themselves present formidable challenges. A compelling clock distribution solution should suffer less skew for a given power budget.
Regularity and geometry State of the art VLSI chips are billion-plus transistor systems. Their complexity necessitates the integration of the complete interconnect architecture [13] . The power distribution system, clock distribution apparatus, and signal interconnect utilize the same interconnect stack. The design of one system must consider and balance the needs of the others.
If we consider a microprocessor with a view to its geometry, the most salient detail is its 'rectangularity,' see Figure  1 .
Signal routes are confined to run parallel to the X and Y axis of the chip. The functional units are typically of a rectangular shape. The power is typically distributed in a rectangular mesh whether sourced through peripheral pads or through a flip-chip bonding array. Power and ground rails are available at regular intervals along the X and Y axis of the chip. The VLSI fabrication process lends itself to rectangular topologies. Fabrication equipment steps along one Continued progress in the art of VLSI relies upon the ability to confine materials, voltages, and currents to specific places and paths. Regular and congruent structures facilitate this goal. The clock tree structure that is employed to amplify a signal from a single source and distribute itself over a large two dimensional area is incongruent with the power grid and the rectangular shapes of the other structures. A clock distribution solution streamlined with the existing geometry of the functional and power distribution systems facilitates our ability to trace current paths, isolate noisy from sensitive signals, and allocate physical resources.
Design time
The costs spent in tools, design time, and computer cycles achieving design closure must be considered. The incongruous relationship of a clock tree topology and the other systems on the chip requires making difficult concessions with respect to routing, sizing, and placement. Each alteration in the place or route of circuitry could require a complete clock tree re-balance because it is very difficult not to confound routes for the clock signal with the routes of other signals. Figure 2 shows two stages of Dynamic asP FIFO control. Dynamic asP has been previously disclosed only in the form of a patent [7] . The overall control uses two types of alternating FIFO control stages. The potential on the state conductor that connects stages is changed to alert a control element to the presence of a data token. Each FIFO control element sets the potential on the up and down stream state conductors simultaneously to the same value when a token is moved forward by a FIFO control element. The presence of a token in a stage is signaled by setting the potential on the state conductor to a certain potential. The stage=FULL Predictable current return paths The current return paths of the clock signal are then simple to trace and short because they run along the supply conductors. They are also consistent and predictable.
Pulse control for global clock
Split Inverter
The drains of the PMOS and NMOS drive transistors in the DCG are separated by a long wire. The gates are driven by different signals, but ones that should be of the same phase. We call this the split inverter. In a normal inverter, the drains of the PMOS and NMOS transistors share the same node. Notice that current moves in a single direction along the wire. When charging and discharging the load on a long wire, the split-inverter causes approximately equal currents on the wire. When a normal inverter charges and discharges the load on a long wire, it causes approximately equal but opposite currents on the wire. Equation 1 suggests that the split inverter induces a magnetic field with half the peak variations since its magnetic field curls in a single direction.
Mechanics
Each control element can be divided into three components. These components are shown in Figure 4c .
Detection The detection component is simply the phase mixing gate. It uses two PMOS and two NMOS transistors. These transistors are labeled pm1-pm4 for a phase mixing gate in a Pull-down element in Figure 7a . When used in the Pull-up element, a falling transition signals that the cumulative state of the four state conductors it senses are set LO and should be reset HI. The falling transition is a result of two actions. When the state conductors sce and scw in Figure 7a go HI, the NMOS transistors start discharging the output of the phase mixing gate. When the state conductors scn and scs go HI, the PMOS transistors stop conducting charge to the output of the phase mixing gate and cease to resist the falling transition. When the four state conductors oscillate in phase, the phase mixing gate is indistinguishable from two inverters connected in parallel. When the four state conductors are out of phase, the PMOS and NMOS transistors oppose each other. The delay of the mixing gate from an early arriving clock signal is long. The delay of the mixing gate from a late arriving clock signal is quick because the potential is removed from the supply voltage when the input arrives and less charge needs to be conducted to the output to cause a change in the logical value of the output.
When the four state conductors are out of phase, then the transistors in the logic gate burn static power. Fortunately, in the suggested topology, these logic gates are four gates of amplification removed from the large drive transistors, nd1-nd4 and pd1-pd4, that charge the state conductors. Assume that the electrical amplification from gate to gate in the control elements for the DCG is chosen to be 4. The current at the output of the four input logic transistors that compose the phase mixing gate are then about three to the fourth power, or 1/256, smaller than the currents of the drive transistors. This current is negligible.
Amplification
The amplification component has an odd number of inverting amplifiers. It is detailed in Figure 7b . The amplification component serves three purposes.
1. The amplifiers take the relatively weak assertion signal provided by the detection circuitry and amplifies it to a strength that will drive four transistors capable of driving interconnect of lengths on the order of a millimeter.
2. The amplification component is responsible for resetting the clock network. The first amplifier in the amplification component is implemented with an asymmetric NAND gate and receives the start signal. One input of the NAND gate connects to the output of the Detection component. The other input connects to the start signal. Before the start signal asserts, the output of this NAND is HI. Pull-down elements are forced to drive all the state conductors LO while Pull-up elements disable their PMOS drivers.
3. The remaining amplifiers implement speed control functionality. A simple speed control places a series NMOS transistor in the pull-down path of one or more of the inverters in the amplification component. This transistor limits the amount of current available to discharge the gate's output node. Degrading the ability of these inverters to source current will slow the clock frequency. The speed control signal is a very low frequency analog signal requiring little care when distributing. Three is the most practical number of gates for amplification. One gate of amplification results in aggressive cycle times. A significant amount of skew begins to accumulate in five or more amplifiers is chosen. The state conductor can be drawn once and then duplicated throughout the system.
Mechanics
Initialization and starting
When the start signal is LO or unasserted, a HI potential is applied to the gates of the transistors in the drive component of each control element. Consequently all state conductors are driven LO. The DCG begins oscillating when the start signal asserts. It is not critical that the start signal arrives at each control element simultaneously. If the start signal is greatly skewed, then the state conductors initially oscillate out of phase but they quickly lock into phase soon after the start signal distributes to all elements. The mechanism that forces the state conductors into the same phases is the Charlie effect which is enacted by the variable delay of the mixing gate in the detection component of the control. 
Synchronization
When the combined potential on the four state conductors reaches a potential that causes the detection component to assert, the amplification component amplifies the asserted signal and causes the drive transistors to charge the state conductors to the opposite potential. Because the gates of the four drive transistors share the same electrical node, the four signals reset simultaneously irrespective of the phases of the signals when they arrived at the stage.
Hazards
Timing constraints
The drive from the state conductors is removed three gate delays after the detection circuitry signals that the potential on the state conductors has changed. The drive transistors first charge the state conductor wires near the detection circuitry. Then the charge spreads along the length of the wire. A small hazard exists if an insufficient amount of charge is sourced onto the state conductor to charge the whole length of the state conductor before the drive transistors are disabled. This is not a concern if the design methodology is disciplined and ensures that each gate in the DCG has the same electrical amplification required of it. Under this constraint the time allotted to charge the wire is always proportional to the capabilities of the drive transistors and this hazard is avoided.
Supply variations
Notice that current moves in one direction on the state conductors. A large amount of charge is sourced by the Pull-up elements and sunk by the Pull-down elements. If the power supply conductors are resistive then supply gradients exist between the two types of control. The supply voltage near the Pull-down elements is greater by an amount equivalent to the IR drop in the current return paths.
Mode lock
Mode lock is a stable system equilibrium in which the phase averaging mechanism used to couple the oscillators settles the oscillators in a non-zero phase relationship [8] . If two of the phases contributing to the average are of equal but opposite magnitude then an undesired and stable phase equilibrium occurs.
The criteria for avoiding mode lock in a two input phase mixer stipulates that the delay of the phase mixer must increase linearly for phase differences between +/-90°and decreases between 90°and 270°. This error function is easy to plot and visualize for a two input phase mixer but is substantially more difficult to formulate and visually represent with four inputs.
We present an empirical argument to show that the DCG is not susceptible to mode lock. Using HSpice, 100 simulations were ran of a 4x4 DCG whose clock period was 675ps. A test setup ensured that each element received its own start signal. The individual start signals asserted at a time picked from a uniform distribution between 0ps and 675ps. For this simulation transistor mismatch was not modeled. In all cases, the state conductors locked into phase by 20ns. The large number of initial phase relationships between the state conductors that did not excite the mode lock condition gives reasonable assurance that this behavior is not exhibited by the DCG.
Comparison
Implementation
A table describing electrical specifications for a typical clock distribution problem is found in the text book Digital Systems Engineering [3] . This paper reproduces the table as Table 1 . This section describes a Distributed Clock Generator designed to provide a clock signal to a chip with these parameters. The target cycle time is 9 FO4 inverter delays or 675ps/cycle in the 180nm process used for simulation.
We chose to limit the electrical amplfication on each node in the clock network to 3.6. Values lower than this burn increasingly more power. Values greater than this become increasingly vulnerable to noise coupling. A disciplined clock distribution design methodology places a maximum electrical amplification of about five on all nodes of the circuit [9] .
Performance
The relative performance of the DCG and a canonical Htree are compared. We assume that the clock load is spread homogeneously over the surface of the microprocessor. The DCG has 264 clock taps. The H-tree has 256. The distance between control elements in the DCG is 1333µm. The final clock load is driven by two series inverters. Each inverter has an electrical amplification of 3. Figure 9 is an abstract representation of a 12 x 12 DCG grid constructed to clock the chip described by Table  1 . The circles represent Pull-up elements, while the squares represent Pull-down elements. Each circle and square is labeled with two numbers that refer to its row and column. Vectors going from the Pull-up to the Pull-down elements represent state conductors. The arrows indicate the direction of current flow.
Skew
The skew measurement performed was relative to the vector coming from the element in row 5 and column 4. The Typical on-chip clock distribution problem Number of gates 10 [3] skew is reported as the one sigma deviation skew. The numbers on the figure next to each vector are the average of the absolute value of the deviation of the rising edge and the absolute value of the deviation of the falling edge for the clock tap on that state conductor. The data was culled from a 30 run Monte Carlo simulation in HSpice. The skew is measured relative to the rising edge Notice that the skew increases the greater the distance from the reference point. Also the increase is continuous, unlike clock trees where at some point two adjacent clock taps have maximally different paths from the root.
The simulations model a microprocessor built in a 180nm process. Only 60% of a chip this size can be reached in a single clock cycle with the clock period [6] simulated. Destinations beyond this distance need to be re-synchronized in a register. The skew seen at the top right corner are irrelevant because a signals couldn't reach those registers in a single clock cycle from the reference point.
The worst case local skew for an H-tree is where two adjacent clock taps route through maximally different routes. This route is through a string of eleven different inverters. Each branch has two inverters, the first inverter drives the second inverter. The second inverter drives into a branching point and drives two copies of the input to the next driver and the interconnect between. The first driver has an electrical amplification of 3 while the second driver has an electrical amplification of about 6. The one sigma deviation skew at the adjacent clock taps derived from maximally different routes is 27ps. Power The DCG built for this task required 24,912µm of transistor width. A transistor presents about 1.9fF of capacitance for each micron of transistor. The approximate total of capacitance due to transistors for the system is 47.3pF. The DCG had 266 state conductors each 1333µm long and 1µm wide. The interconnect contributes 74pF of capacitance.
The H-tree required 37,520µm of transistor width. This represents 71.2pF of capacitance. The H-tree required 368,000µm of interconnect length as opposed The total H-tree capacitance is 176pF while the total DCG capacitance is 121pF. If both systems used the same supply voltage and identical clock frequencies, then the DCG would consume 121 176 = 0.68 of the power as the Htree.
Speed control
The simple speed control circuitry yields a wide range of clock periods. The relationship between speed control voltage and the resulting period is shown in Figure 10 Jitter Each transistor connected to the supply voltage in the DCG was connected to a unique dirty supply. The dirty supplies were created by connecting the dirty node to two voltage sources, each through a very large transparent transistor.The first supply swung between 0.9×V supply and 1×V supply with a frequency of 9×FO4 delays. The second supply had the same voltage swing but the period was chosen from a uniform random distribution between 150ps and 250ps. The first supply simulates noise contributed from the output resistance of the supply while the second supply sim-ulates higher frequency noise sources. HSpice performed a thirty run Monte Carlo simulation and the 1 sigma expected jitter offset between clock taps found in the same row but in adjacent columns was 1.3ps. For comparison the same test was run using a string of amplifiers with an electrical gain of four between gates in a control element. Interestingly, the dirty voltage supply meant that the signal was filtered away before the eleventh amplifier. Eleven is the number of levels of amplification from root to leaf in the comparison between the DCG and the H-tree above. When the clock was slowed from 9 to 11 FO4 periods the signal correctly amplified through the inverter string. The 1 sigma expected jitter offset here was 0.1ps. This is significantly better than the DCG but it should be noted that the noise modeled should have been greater in the H-tree because it makes greater demands on the power supply. Yet the simulations modeled the same amount of noise in both systems.
Conclusion
Dynamic asP provides the foundation for an efficient, low skew, and low power clock distribution solution. The DCG retains the drive efficiency and spartan use of hardware of Dynamic asP. The inputs are phase mixed instead of ANDed, allowing for a much greater range of skews that can be actively corrected. The control element handshakes with four other elements instead of two. This change yields a simple grid topology.
The grid topology prevents the confounding of clock signal routes with other signal routes, obviating the need for clock-tree rebalancing, and facilitating timing closure. Clock tree topologies necessarily have adjacent leaves where the clock signal is copied through maximally different paths, the DCG is free of this constraint. The DCG does not exhibit mode lock. The DCG obeys good design principles, design once and duplicate. This allows for the relatively simple duplicated part to be highly optimized, even the state conductor connecting control elements can be tapered along its length for marginal, yet real performance gains. The current paths for the DCG are easily traced, resulting in predictable inductances. The conductors of the clock signal are routed near the power distribution rails resulting in short return paths and free shielding.
